

**INFORMATION DISCLOSURE  
CITATION FORM FOR  
PATENT APPLICATION  
(FORM PTO-1449)  
(Substitute)**

Docket No.: 875.0131.U1(US)

Serial No.:

Applicant(s): Vilander et al.

Filing Date: herewith

Group:

**U.S. PATENT DOCUMENTS**

| Examiner<br>Initials | Document Number<br>(Number-Kind Code) | Publication Date<br>(MM-DD-YYYY) | Name of Patentee or Applicant | Class | Sub-class |
|----------------------|---------------------------------------|----------------------------------|-------------------------------|-------|-----------|
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |
|                      | US-                                   |                                  |                               |       |           |

**FOREIGN PATENT DOCUMENTS**

| Examiner<br>Initials | Document Number<br>(Country Code-Number-Kind Code) | Publication Date<br>(MM-DD-YYYY) | Name Of Patentee of Applicant | Translation?<br>Yes/No/n/a |
|----------------------|--|----------------------------------|-------------------------------|----------------------------|
|                      | - -  |                                  |                               |                            |
|                      | - -  |                                  |                               |                            |
|                      | - -  |                                  |                               |                            |
|                      | - -  |                                  |                               |                            |
|                      | - -  |                                  |                               |                            |
|                      | - -  |                                  |                               |                            |

**OTHER DOCUMENTS (Author (Capitalize), Title, Date, Pages, Etc., if known)**

|  |   |
|--|---|
|  | "A Voltage-Controllable Linear MOS Transconductor Using Bias Offset Technique", Wang, Zhenhua, et al., IEEE Journal of Solid-State Circuits, Vol. 25, No. 1, February 1990, pp. 315-317   |
|  | "A Versatile CMOS Linear Transconductor/Square-Law Function Circuit", Seevinck, Evert, et al., IEEE Journal of Solid-State Circuits, Vol. No. 22, June 1987, pp. 366-377  |
|  | "Design of Linear CMOS Transconductance Elements", Nedungadi, A., et al., IEEE Transactions On Circuits And Systems, Vol. CAS-31, No. 10, October 1984, pp. 891-943   |
|  | "Adaptive Biasing CMOS Amplifiers", Degrauwe, Marc G., et al., IEEE Journal Of Solid-State Circuits, Vol. SC-17, No. 3, June 1982, pp. 522-528  |
|  | "A Linear MOS Transconductor Using Source Degeneration and Adaptive Biasing", Kuo, Ko-Chi, et al., IEEE Transactions On Circuits And Systems-II. Analog And Digital Signal Processing, Vol. 48, No. 10, October 2001, pp. 937-943 |
|  |   |
|  |   |

Examiner's Signature:

Date Considered:

Initial if reference was considered, whether or not citation is in conformance with MPEP. Mark through citation if not considered.

Include a copy of this citation form with your next correspondence to the Applicant(s).